


- \* Coupled with 16R801 IEEE-696 Bus State Sequencer and 16L801A IEEE-696 DMA Priority Comparator generates all cycle timing for high performance IEEE-696 DMA controller
- \* Generates timing signals for block transfers, block initialize, and block search functions
- \* Byte by byte or continuous DMA transfer modes

**description**

The 16R802 coupled with the 16R801 IEEE-696 Bus State Sequencer and the 16L801A IEEE-696 DMA Priority Comparator form the heart of a high performance DMA controller for the IEEE-696 bus. With external address counters, a byte transfer counter, an 8-bit data latch and a few gates, the two-port DMA controller is complete. With this configuration, block memory (or I/O) transfers and block initialization is possible. Block searches are possible with the addition of a comparator.

16R802, 16R802A  
TOP VIEW



**pin description**

- CLK** Clock input. All timing is referenced to the falling edge of this clock.
- DACK** DMA Acknowledge input. (from 16L801A) Active low. If low and HLDA is high, causes the 16R802 to execute a command on the next falling edge of CLK.
- HLDA** Hold Acknowledge input. Active high. Same as the IEEE-696 HLDA signal.
- ABORT** Abort command input. Active low. Causes termination of the current command and suppresses clocking of address counters and the byte transfer counter. This input is normally used by a comparator circuit in the block search mode.

# TYPES 16R802, 16R802A

## IEEE-696 TWO-PORT DMA CONTROLLER

**TC** **Terminal count input.** Active low. Causes termination of the current command. Address counters and the byte transfer counter are clocked in the normal manner. This input is connected to the terminal count output of the byte transfer counter.

**$\overline{BS}_3$**  **Bus state three input.** (from 16R801) Active low. Used to signal the DMA controller that the current bus cycle will terminate on the next clock. During  $\overline{BS}_3$ ,  $\overline{ABORT}$  and  $\overline{TC}$  are sampled to decide whether or not to start a new bus cycle.

**$MD_1, MD_0$**  **Mode select inputs.** Selects one of four operation modes according to the following table:

$MD_1$	$MD_0$	SYMBOLIC	MODE DESCRIPTION
0	0	(A)	Read A
0	1	→ (A)	Write A
1	0	(A) (B)	Read A, read B
1	1	(A) → (B)	Read A, write B

**DONE** **Command done output.** Active low. Goes low for one clock after the current DMA operation is completed. If  $\overline{BLOCK}$  is high,  $\overline{DONE}$  goes low when the entire transfer is done.

**COUNT** **Count down byte transfer output.** Active low. Goes active for one clock to decrement the byte transfer counter. Either the rising or falling edge of this signal can be used to clock the byte transfer counter.

**CLK A / CLK B** **Address counter A / Address counter B clock outputs.** The rising edge of CLK A or CLK B should increment (decrement) the appropriate address counter.

**A/B** **Port A / port B select output.** Selects address counter A if high or address counter B if low. Qualified with  $\overline{EC}$  from the 16R801, A/B should enable the appropriate address counter onto the address bus.

**RD/ $\overline{WR}$**  **Read / write control output.** Active high. This signal is high if the next bus cycle is a read cycle, and a write cycle if low. This signal is connected to the RD/ $\overline{WR}$  input to the 16R801.

**TYPES 16R802, 16R802A**  
**IEEE-696 TWO-PORT DMA CONTROLLER**

---

- STCY**      **Start bus cycle output.** Active low. This signal connects to the STCY input of the 16R801, and is used to initiate bus cycles.
- XFER**      **Transfer state active output.** Active low. Active when the bus control signals are to be gated onto the control bus. This also applies to the XS I and XS II states of the IEEE-696 DMA protocol where both the permanent master and the temporary master drive the control bus.

